A design for 40 Gigabit/second/channel, low cost, integrated, four channel receiver module in an arrayed connector package with differential outputs has been simulated. The technical impetus for this project is to determine a feasible design that can offer both cost and performance acceptable for use as an optical/electronic interface to computer switches. These opto-electronic interface modules should support parallel high-speed interfaces, but at a cost point consistent with commercial applications of such devices. The design of these modules include not only design and manufacturing strategies that allow for high volume production, but also allow for attachment to the network circuit boards by conventional electronic manufacturing processes. Corning has developed commercially all of the technology necessary to implement these modules except for the amplifier electronics and the detectors, which will be purchased into the project from established commercial suppliers.
Executive Summary
This package includes a lensed fiber, photodetector (PD), Trans-Impedance Amplifier (TIA) and Limiting Amplifier (LIA). The lensed fiber selection was made via optical modeling, and will be made internally at Corning Incorporated. The PD/TIA opto-electronic sub-assemblies, which contain the optical to electrical conversion and signal conditioning suitable for inclusion in an integrated detector module, were jointly defined with and fabricated by an external vendor. The LIA die sub-assemblies were jointly defined with and fabricated by an external vendor. LTCC substrate layout was designed at Corning Incorporated, and fabricated by an external vendor. The RF transmission lines on RT Duroid tm. material were designed at Corning Incorporated, and fabricated by an external vendor. Optical connectors for this design were jointly discussed within Corning Incorporated, and could be provided by Corning Cable Systems.
For modularity, "plug-ability" and surface-mount ability, we have designed a connectorized package for this project. There is a performance for connectorization trade-off, which is optimally projected as a ~0.1 dB loss in the sensitivity of the receiver. We have custom designed a connectorized solution using a lensed fiber stub with commercially available parts to address cost, connectorization and manufacturability. Modeled vs. measured optical analysis was also completed. The normalized coupling vs. horizontal (dx) and vertical (dy) curves verify the optical model's similar relationship with the measured data. Thus, the optimal optical solution is to use a lensed fiber with a mode field diameter of 2 microns for this package. The optimal responsivity was calculated to be 0.92 A/W, which is projected to reduce the sensitivity by 0.09 dB and increase the optical input overload power to 2.1 dBm. On the final prototype, it is expected that the gain from the LIA will augment the signal to yield the necessary conversion gain. The measured return loss matched the external vendor data within 0.25 dB; the polarization dependent loss, within + 0.01 dB; and the responsivity, within 2.12%, or 0.02 A/W. The normalized coupling vs. horizontal (dx) and vertical (dy) curves closely correlate the optical model with the measured data.
A comparison of various PD/TIA/LIA die was completed, and results used to determined the best PD/TIA/LIA combination to use in this package. The complete RF path is designed with these components and interconnects such that the project specification is met. The frequency and rise time limitations are due to the TIA and LIA chips, which we purchase from external vendors and therefore have no control over system optimization. The maximum Insertion Loss in the DC-50 GHz range is -2.25 dB; the maximum Return Loss in the DC -50 GHz range is -5.48 dB; the maximum Crosstalk in the DC -50 GHz range is -23.5 dB; and the Noise Free Differential Output is predicted at the LIA output.
We have determined that there are no problems with the channel slice CPW output lines, ground vias or planes, have received all parts, and are now in the process of building modules. Figure 1 shows the unpopulated quad base. Figure 2 shows a populated PD/TIA channel slice. The channel slices will be tested individually prior to connection to the quad base. A Fiber SubAssembly (FSA) polishing process has been tested and defined for this project. 
Conclusions
A design for integrated, four channel connector/detector modules that can operate at 40 Gigabit/second/channel has been simulated. The technical impetus for this program is to determine a feasible design that can offer both cost and performance acceptable for use as an optical/electronic interface to computer switches. These optoelectronic interface modules should support parallel high-speed interfaces, but at a cost point consistent with commercial applications of such devices. The design of these modules include not only design and manufacturing strategies that allow for high volume production, but also allow for attachment to the network circuit boards by conventional electronic manufacturing processes. By integration of the connector, detectors, and amplifiers, the cost and size of the module will be significantly improved over telecommunications grade equipment with similar performance characteristics.
For the PD/TIA RF substrate design, the insertion loss is simulated to be between 0 and -1.25 dB from 1-50 GHz; return loss, better than -8.8 dB (@ 34 GHz) up to 50 GHz; and cross talk between signal lines, below -30 dB from 1-50 GHz. The initial lateral tolerance was found to be in the + 5 m range (order of magnitude). The measured return loss matched the external vendor data within 0.25 dB; the polarization dependent loss, within + 0.01 dB; and the responsivity, within 2.12%, or 0.02 A/W. The normalized coupling vs. horizontal (dx) and vertical (dy) curves closely correlate the optical model with the measured data.
A truly differential output for the LIA has been designed, and both time and frequency domain simulations have been completed. The complete RF path is designed with interconnects such that the ASPIRE specification is met. The frequency and rise time limitations are due to the TIA and LIA chips, which we purchase from external vendors (Archcom and iTerra) and therefore have no control over. The maximum Insertion loss in dc-50 GHz range = -2.25 dB; the maximum Return loss in dc -50 GHz range = -5.48 dB; the maximum Cross talk in dc -50 GHz range = -23.5 dB; and the Noise free differential output is predicted at the LIA output.
